related documents Verification of timed circuits with failure directed abstractions Conference Proceeding