related documents Partial order reduction for detecting safety and timing failures of timed circuits Conference Proceeding Verification of analog and mixed-signal circuits using timed hybrid Petri nets Conference Proceeding